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2.2 A 90nm CMOS 16Gb/s Transceiver for Optical and phase samplers are generated by an adaptive bandwidth fre-
Interconnects quency-synthesis PLL [4], while a secondary phase loop selects 2
of the PLL phases to interpolate between in order to provide the
optimal receiver sampling position. The interpolated phase, 1, is
Samuel Paem,AiaEaiNysaa,used as the feedback clock for the frequency synthesis PLL,
'Stanford University, Stanford, CA allowing for the simultaneous shifting of all VCO phases with
2Columbia University, New York, NY only one interpolator, instead of 5, normally required in a 1-to-5demultiplexing receiver. Because the interpolator is in the feed-
As I/O bit rates have increased in order to accommodate growing back path, any glitches due to interpolator switching are filtered
on-chip aggregate bandwidth, the disparity between optical and by the PLL. Also, the delay from the VCO to the samplers is min-
electrical channels at the board and box level has risen. This imized, resulting in reduced jitter accumulation. While the fre-
increases electrical link equalization complexity and leads quency synthesis PLL and secondary phase loops are coupled, the
designers to consider optical interconnects in order to meet I/O implementation can be treated as an effective dual-loop system if
power-budget and density requirements. A dense low-power full the loop bandwidths are set appropriately. The frequency-synthe-
optical transceiver cell capable of 16Gb/s operation is developed sis loop bandwidth is set relatively high (40MHz for 16Gb/s oper-
to explore the potential of optical interconnects to meet growing ation) to filter phase noise from the ring oscillator and allow the
chip-to-chip bandwidth requirements. PLL to track the CDR updates, while the secondary phase loopbandwidth is set low (<4MHz) to filter out phase errors caused by
The transceiver architecture is shown in Fig. 2.2.1. In order to low input SNR for the phase samplers.
enable short bit periods without consuming excessive area and
power in clock generation and distribution, a multiple clock Precise phase spacing of the recovered clocks is essential for good
phase multiplexing architecture is used at both the transmitter sensitivity, because any phase error will result in a reduced dou-
and the receiver. In the frequency-synthesis PLL of the transmit- ble-sampled differential voltage at the receiver. Clock buffers
ter, a 5-stage coupled pseudo-differential ring oscillator provides with digitally-adjustable capacitive loads are used to tune out
5 sets of complementary clock phases spaced a bit-period apart. mismatches in the VCO and clock distribution network, such that
These phases are used to switch a 5-to-1 multiplexer to produce a initial phase errors in the range of +12% of a bit period are
serial data stream. The multiplexer serial output is buffered by reduced to <2%. Since there is a static path from the VCO to the
the VCSEL driver output stage, described in detail in [1]; it con- receiver samplers (due to the phase interpolator being in the PLL
sists of a 4-tap current-mode FIR filter that equalizes the VCSEL feedback path), these phase errors can be tuned with a low band-
response at high data rates. At the receiver side, a low-voltage width control loop
integrating and double-sampling front-end performs demulti-
plexing dilrectly at the input node using 5 uniform clock phases The optical transceiver is fabricated in a 90nm standard CMAOS
from the dual-loop clock-recovery systemn. process. Both the 850nm VCSEL and photodetector are attached
with short wirebonds, as shown in Fig. 2.2.7. The optical eye dia-
The integrating and double-sampling receiver front-end, shown grams of Fig. 2.2.4 show how the equalizing transmitter provides
in Fig. 2.2.2, demultiplexes the incoming data stream with 5 par- a 45% increase in vertical eye opening and enables the lOGb/s
allel segments that include a pair of input samplers, a buffer, and class VCSEL to operate at 16Gb/s with 6.2mA average current
a sense-amplifier. Two current sources at the receiver input node, and 3dB extinction ratio. The transceiver performance is summa-
the photodiode current and a current source that is feedback rized in Fig. 2.2.5. Recovered clock jitter is 19psrms (Fig. 2.2.6)
biased to the average photodiode current, supply and deplete while the optical receiver sensitivity with BER=10-10 is -9.6dBm
charge from the receiver input capacitance respectively. For data average optical power at lOGb/s and -5.4dBm at 16Gb/s. Using
encoded to ensure DC balance, the input voltage will integrate up the photodiode responsivity of 0.5mA/mW at 850nm and the
or down due to the mismatch in these currents. A differential measured 440fF input capacitance, this converts to an input volt-
voltage, AVb, is developed in each receiver segment by sampling age swing of 12.5mV at lOGb/s and 20.2mV at 16Gb/s. It is worth
at the beginning and end of a bit period defined by the rising edge noting that the wirebond connection to the photodetector adds
of the recovered clocks cP[n] and cP[n+1], respectively. While in a extra parasitics and superior sensitivity numbers (less optical
previous implementation [2] Avb was applied directly to an offset- power for a given input voltage swing) could be achieved with a
more integrated approach, such as flip-chip bonding. The trans-
corrected StrongArm latch used as a sense-amplifier for data c c
regeneration, the reduced supply voltage that comes with scaling thes2meVVCSEL oupu taefora ta su mption of
technologies causes the integrating input to exceed the sense- t
amp input range. In order to fix the sense-amp common-mode 129mW or S.lmW/(Gb/s). The total transceiver area is 0, 105mm2,
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Figure 2.21: Optical transceiver architecture. Figure 2.2.2: Integrating and double-sampling receiver tront-end.
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Figure 2.2.7: Micrograph of optical transmitter with bonded VCSEL and optical
receiver with bonded photodiode.
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